Skip to content
Snippets Groups Projects
user avatar
Johnny Chen authored
For register-controlled shifts, we should check that the encoding constraint
Inst{7} = 0 and Inst{4} = 1 is satisfied.

rdar://problem/9237693

llvm-svn: 128941
25883487
Name Last commit Last update