Skip to content
Commit 0395da78 authored by Matt Arsenault's avatar Matt Arsenault
Browse files

AMDGPU: Split wide vectors of i16/f16 into 32-bit regs on calls 

This improves code for the same reasons as scalarizing 32-bit
element vectors.

llvm-svn: 338418
parent ee8a7200
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment