Skip to content
Commit 073a9d74 authored by Andrea Di Biagio's avatar Andrea Di Biagio
Browse files

[X86][BtVer2] Add missing ReadAfterLd to RM variants of AVX horizontal adds and

most vector logic instructions.

Fixed a few InstRW that forgot to specify a ReadAfterLd for the register input
operand.

llvm-svn: 328867
parent 3f55ad8f
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment