Skip to content
GitLab
Explore
Sign in
Commit
074d22e1
authored
Aug 26, 2010
by
Jim Grosbach
Browse files
Restrict the register to tGPR to make sure the str instruction will be
encodable as a 16-bit wide instruction. llvm-svn: 112195
parent
9ac1ad14
Loading
Loading
Loading
Changes
1
Show whitespace changes
Inline
Side-by-side
Loading
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
sign in
to comment