Skip to content
Commit 24fe5e36 authored by Jim Grosbach's avatar Jim Grosbach
Browse files

ARM VREV64df and VREV64qf can just be patterns. The instruction is the same 

as for VREV64d32 and VREV64q32, respectively.

llvm-svn: 127485
parent b7cfba4c
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment