Skip to content
Commit 2641ba52 authored by Matt Arsenault's avatar Matt Arsenault Committed by Matt Arsenault
Browse files

AMDGPU/GlobalISel: Round up image operations with 5, 6 or 7 addresses 

The instruction definitions are missing for these register types, so
round up to 8 like the DAG.
parent 42d56098
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment