Skip to content
Commit 324c0a72 authored by Craig Topper's avatar Craig Topper
Browse files

[SelectionDAG][RISCV] Emit a canonical sign bit test from ExpandIntRes_ABS. 

Instead of emitting 0 > Hi, emit Hi < 0. If Hi needs to be expanded again
this will allow the special case for sign bit tests in ExpandIntOp_SETCC
to trigger.

Reviewed By: RKSimon

Differential Revision: https://reviews.llvm.org/D120761
parent a1f8349d
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment