Skip to content
Commit 54aeaa2a authored by Simon Pilgrim's avatar Simon Pilgrim
Browse files

[X86] Ensure 256-bit sqrt + crosslane shuffles are set to 2 uops + half rate 

Fixes another mismatch between the D103695 script and the znver1 scheduler model

Confirmed with the AMD SoG, Agner + instlatx64
parent f5831179
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment