Skip to content
Commit 66a6c107 authored by Siva Chandra Reddy's avatar Siva Chandra Reddy
Browse files

[libc] Add a cacheline size of arm target. 

It is set arbitrarily at 32 now. It can be adjusted as required in
future.
parent f3caa98e
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment