[AMDGPU] Disable the scalar IR, SDWA and load store vectorizer passes at -O1
This patch disables some of the passes at -O1. These passes have a significant impact on compilation time, so we only want them to be enabled starting from -O2. Differential Revision: https://reviews.llvm.org/D101414
Loading
Please register or sign in to comment