Skip to content
Commit 78b75b45 authored by Jingu Kang's avatar Jingu Kang
Browse files

[AArch64] Add TableGen patterns to generate uaddlv 

uaddv(uaddlp(x)) ==> uaddlv(x)
addp(uaddlp(x))  ==> uaddlv(x)

Differential Revision: https://reviews.llvm.org/D104236
parent 836992ab
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment