Skip to content
GitLab
Explore
Sign in
Commit
7c4e9a68
authored
Jun 07, 2021
by
Craig Topper
Browse files
[RISCV] Use 0 for Log2SEW for vle1/vse1 intrinsics to enable vsetvli optimization.
Missed in D103299.
parent
ae3ab4f0
Loading
Loading
Loading
Changes
3
Hide whitespace changes
Inline
Side-by-side
Loading
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment