Skip to content
Commit a96d62b3 authored by Craig Topper's avatar Craig Topper
Browse files

[X86] Teach shuffle lowering to use 256-bit SHUF128 when possible. 

This allows masked operations to be used and allows the register allocator to use YMM16-31 if necessary.

As a follow up I'll look into teaching EVEX->VEX how to turn this back into PERM2X128 if any of the additional features don't work out.

llvm-svn: 317403
parent 965429ee
Expand all Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment