Skip to content
Commit bf480554 authored by Ahmed Bougacha's avatar Ahmed Bougacha
Browse files

[MIRParser] Allow generic register specification on operand. 

This completes r292321 by adding support for generic registers, e.g.:

  %2:_(s32) = G_ADD %0, %1

llvm-svn: 292550
parent 245318cb
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment