Skip to content
GitLab
Explore
Sign in
Commit
cdbd82ee
authored
Aug 11, 2007
by
Bill Wendling
Browse files
64-bit SSSE3 ops that use MMX registers don't require 16-byte alignment.
Make a 'memop' pattern just for them. llvm-svn: 41017
parent
05cc486c
Loading
Loading
Loading
Changes
1
Hide whitespace changes
Inline
Side-by-side
Loading
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment