Skip to content
Commit d6630b98 authored by Craig Topper's avatar Craig Topper
Browse files

[SelectionDAG] Correct the early out in SelectionDAG::getZeroExtendInReg to... 

[SelectionDAG] Correct the early out in SelectionDAG::getZeroExtendInReg to work properly for vector types.

I don't know if we ever hit this case or not. Turning it into an assert only fired on expanding some atomic operation in a SystemZ lit test.

llvm-svn: 315648
parent 8bc23ab6
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment