llvm-svn: 85624

instruction. This makes it re-materializable.

Thumb2 will split it back out into two instructions so IT pass will generate the
right mask. Also, this expose opportunies to optimize the movw to a 16-bit move.

llvm-svn: 82982

llvm-svn: 77598

Disable my constant island pass optimization (to make use soimm more effectively). It caused infinite looping on lencod.

llvm-svn: 76995

llvm-svn: 76711

After much back and forth, I decided to deviate from ARM design and split LDR into 4 instructions (r + imm12, r + imm8, r + r << imm12, constantpool). The advantage of this is 1) it follows the latest ARM technical manual, and 2) makes it easier to reduce the width of the instruction later. The down side is this creates more inconsistency between the two sub-targets. We should split ARM LDR instruction in a similar fashion later. I've added a README entry for this.

llvm-svn: 74420

llvm-svn: 74241

llvm-svn: 74239

This is still a work in progress but most of the NEON instruction set
is supported.

llvm-svn: 73919

llvm-svn: 44382

llvm-svn: 44380

llvm-svn: 43164

llvm-svn: 41808

llvm-svn: 38513

llvm-svn: 36586

llvm-svn: 36273

llvm-svn: 36203

llvm-svn: 35229

llvm-svn: 35049

llvm-svn: 35048

llvm-svn: 35047

llvm-svn: 35045

scavenging todo item, since it is now implemented.

llvm-svn: 35044

llvm-svn: 34755

llvm-svn: 34598

from README.
When no water available, use end of block if in range.  (More to do here.)

llvm-svn: 34563

llvm-svn: 34523

llvm-svn: 33778

llvm-svn: 33353

llvm-svn: 32452

llvm-svn: 30996

llvm-svn: 30976

llvm-svn: 30975

llvm-svn: 30828

llvm-svn: 30802

llvm-svn: 30704

llvm-svn: 30581

llvm-svn: 29814