Skip to content
  • Evan Cheng's avatar
    ARM instruction itinerary fixes: · 2fb20b1d
    Evan Cheng authored
    1. Cortex-a9 8-bit and 16-bit loads / stores AGU cycles are 1 cycle longer than 32-bit ones.
    2. Cortex-a9 is out-of-order so model all read cycles as cycle 1.
    3. Lots of other random fixes for A8 and A9.
    
    llvm-svn: 115121
    2fb20b1d
Loading