Skip to content
  • Jakob Stoklund Olesen's avatar
    Teach VirtRegRewriter to handle spilling in instructions that have multiple · a648c6a7
    Jakob Stoklund Olesen authored
    definitions of the virtual register.
    
    This happens when spilling the registers produced by REG_SEQUENCE:
    
    %reg1047:5<def>, %reg1047:6<def>, %reg1047:7<def> = VLD3d8 %reg1033, 0, pred:14, pred:%reg0
    
    The rewriter would spill the register multiple times, dead store elimination
    tried to keep up, but ended up cutting the branch it was sitting on.
    
    llvm-svn: 104321
    a648c6a7
Loading