llvm/lib/Target/X86/X86InstrSSE.td · cdbd82ee37373c399b6b14cf5de672a556678c8f · Roger Ferrer / llvm-epi-0.8 · GitLab

This is an archived project. Repository and other project resources are read-only.

64-bit SSSE3 ops that use MMX registers don't require 16-byte alignment. · cdbd82ee
Bill Wendling authored Aug 11, 2007
```
Make a 'memop' pattern just for them.

llvm-svn: 41017
```
cdbd82ee