Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
llvm-epi-0.8
Manage
Activity
Members
Code
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Model registry
Analyze
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
This is an archived project. Repository and other project resources are read-only.
Show more breadcrumbs
Roger Ferrer
llvm-epi-0.8
Commits
03c64ec8
Commit
03c64ec8
authored
17 years ago
by
Evan Cheng
Browse files
Options
Downloads
Patches
Plain Diff
New test.
llvm-svn: 37048
parent
5c7ce456
No related branches found
Branches containing commit
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
llvm/test/CodeGen/X86/2007-05-14-LiveIntervalAssert.ll
+27
-0
27 additions, 0 deletions
llvm/test/CodeGen/X86/2007-05-14-LiveIntervalAssert.ll
with
27 additions
and
0 deletions
llvm/test/CodeGen/X86/2007-05-14-LiveIntervalAssert.ll
0 → 100644
+
27
−
0
View file @
03c64ec8
; RUN: llvm-as < %s | llc -march=x86-64
%struct.XDesc
=
type
<{
i32
,
%struct.OpaqueXDataStorageType
**
}>
%struct.OpaqueXDataStorageType
=
type
opaque
declare
i16
@GetParamDesc
(
%struct.XDesc
*,
i32
,
i32
,
%struct.XDesc
*)
sext
declare
void
@r_raise
(
i64
,
i8
*,
...)
define
i64
@app_send_event
(
i64
%self
,
i64
%event_class
,
i64
%event_id
,
i64
%params
,
i64
%need_retval
)
{
entry:
br
i1
false
,
label
%cond_true109
,
label
%bb83.preheader
bb83.preheader:
; preds = %entry
ret
i64
0
cond_true109:
; preds = %entry
br
i1
false
,
label
%cond_next164
,
label
%cond_true239
cond_next164:
; preds = %cond_true109
%tmp176
=
call
i16
@GetParamDesc
(
%struct.XDesc
*
null
,
i32
1701999219
,
i32
1413830740
,
%struct.XDesc
*
null
)
sext
; <i16> [#uses=0]
call
void
(
i64
,
i8
*,
...)*
@r_raise
(
i64
0
,
i8
*
null
)
unreachable
cond_true239:
; preds = %cond_true109
ret
i64
0
}
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment