Skip to content
Commit 0ca14e44 authored by Jakob Stoklund Olesen's avatar Jakob Stoklund Olesen
Browse files

ARM "l" constraint for inline asm means R0-R7, also for Thumb2. 

This is consistent with llvm-gcc's arm/constraints.md.

Certain instructions (e.g. CBZ, CBNZ) require a low register, even in Thumb2
mode.

llvm-svn: 93436
parent 04b1152a
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment