This is a simple patch that changes RRX and RRXS to accept all registers as operands.
According to the ARM reference manual, RRX(S) have defined encodings for lr, pc and sp. llvm-svn: 183307
Loading
Please register or sign in to comment
According to the ARM reference manual, RRX(S) have defined encodings for lr, pc and sp. llvm-svn: 183307