Skip to content
Commit 18b71338 authored by Matt Arsenault's avatar Matt Arsenault
Browse files

AMDGPU/GlobalISel: Fix handling of sgpr (not scc bank) s1 to VCC 

This was emitting a copy from a 32-bit register to a 64-bit.

llvm-svn: 366117
parent 6ed315f8
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment