Skip to content
Commit 1a791eed authored by Bob Wilson's avatar Bob Wilson
Browse files

Set instruction encoding bits 4 and 7 for ARM register-register and 

register-shifted-register instructions.  Patch by Johnny Chen.

llvm-svn: 84124
parent 84bc8bda
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment