Skip to content
Commit 1c2d4f2f authored by Jim Grosbach's avatar Jim Grosbach
Browse files

ARM RSCS* don't need explicit TableGen decoder checks. 

They've been pseudos for a while now, so the decoder will never see
them in the first place.

llvm-svn: 134101
parent 77ec04c6
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment