Skip to content
Commit 1d2f5ceb authored by Owen Anderson's avatar Owen Anderson
Browse files

Add support to the ARM asm parser for the register-shifted-register forms of... 

Add support to the ARM asm parser for the register-shifted-register forms of basic instructions like ADD.  More work left to be done to support other instances of shifter ops in the ISA.

llvm-svn: 127917
parent 7b162490
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment