Skip to content
Commit 25df2a75 authored by Johnny Chen's avatar Johnny Chen
Browse files

Better error-handling for DisassembleThumb2DPSoReg() where the 3-reg operand 

instructions should have Rd (Inst{11-8}) != 0b1111.

Ref: A6.3 32-bit Thumb instruction encoding
     A6.3.11 Data-processing (shifted register)
llvm-svn: 101788
parent 47cf5b58
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment