Skip to content
Commit 25ea4e5a authored by Craig Topper's avatar Craig Topper
Browse files

Add X86 BEXTR instruction. This instruction uses VEX.vvvv to encode Operand 3... 

Add X86 BEXTR instruction. This instruction uses VEX.vvvv to encode Operand 3 instead of Operand 2 so needs special casing in the disassembler and code emitter. Ultimately, should pass this information from tablegen

llvm-svn: 142105
parent 3eb8b54e
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment