[mips] Increase the number of floating point control registers available to 32.

Create a dedicated register class for floating point condition code registers and
move FCC0 from register class CCR to the new register class.

llvm-svn: 185373