Skip to content
Commit 266792a5 authored by Tanya Lattner's avatar Tanya Lattner
Browse files

Prevent ARM DAG Combiner from doing an AND or OR combine on an illegal vector... 

Prevent ARM DAG Combiner from doing an AND or OR combine on an illegal vector type (vectors of size 3). Also included test cases.

llvm-svn: 129074
parent 65bef04e
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment