Add support for X86 blsr, blsmsk, and blsi instructions. Required extra work...
Add support for X86 blsr, blsmsk, and blsi instructions. Required extra work because these are the first VEX encoded instructions to use the reg field as an opcode extension. llvm-svn: 142082
Loading
Please register or sign in to comment