A lo/hi mul has higher latency than an imul r,ri, e.g. 5 cycles compared to 3
on Core 2 and Nehalem, so the code we generate is better than GCC's here. llvm-svn: 126100
Loading
Please register or sign in to comment
on Core 2 and Nehalem, so the code we generate is better than GCC's here. llvm-svn: 126100