Skip to content
Commit 3946877f authored by Ulrich Weigand's avatar Ulrich Weigand
Browse files

Do not consider a machine instruction that uses and defines the same

physical register as candidate for common subexpression elimination
in MachineCSE.

This fixes a bug on PowerPC in MultiSource/Applications/oggenc/oggenc
caused by MachineCSE invalidly merging two separate DYNALLOC insns.

llvm-svn: 167855
parent 70b4dcfb
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment