Skip to content
Commit 3b51560a authored by Bob Wilson's avatar Bob Wilson
Browse files

Revise ARM inline assembly memory operands to require the memory address to 

be in a register.  The previous use of ARM address mode 2 was completely
arbitrary and inappropriate for Thumb.  Radar 7137468.

llvm-svn: 84022
parent fd04c74b
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment