Skip to content
Commit 3b6f20e9 authored by Vincent Lejeune's avatar Vincent Lejeune
Browse files

R600: Turn BUILD_VECTOR into Reg_Sequence 

Reviewed-by: Tom Stellard <thomas.stellard at amd.com>
llvm-svn: 176487
parent 10a5e477
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment