Skip to content
Commit 3db49523 authored by Jakob Stoklund Olesen's avatar Jakob Stoklund Olesen
Browse files

Allow explicit %reg0 operands beyond what the .td file describes. 

ARM uses these to indicate predicates.

llvm-svn: 91922
parent 0a70c4d9
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment