Skip to content
Commit 424601a9 authored by Bill Wendling's avatar Bill Wendling
Browse files

Make RegList an ASM operand so that TableGen will generate code for it. This is 

an initial implementation and may change once reglists are fully fleshed out.

llvm-svn: 118390
parent 2f9d17c4
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment