Skip to content
Snippets Groups Projects
Commit 43450cb0 authored by Chris Lattner's avatar Chris Lattner
Browse files

Change all #include'd files to be :: rules instead of : rules

llvm-svn: 8019
parent 48210094
No related branches found
No related tags found
No related merge requests found
...@@ -48,7 +48,7 @@ TARGET_NAME := SparcV9 ...@@ -48,7 +48,7 @@ TARGET_NAME := SparcV9
TABLEGEN_FILES := $(wildcard *.td) TABLEGEN_FILES := $(wildcard *.td)
$(TARGET_NAME)CodeEmitter.inc: $(TABLEGEN_FILES) $(TBLGEN) $(TARGET_NAME)CodeEmitter.inc:: $(TABLEGEN_FILES) $(TBLGEN)
$(TBLGEN) $(TARGET_NAME).td -gen-emitter -o $@ $(TBLGEN) $(TARGET_NAME).td -gen-emitter -o $@
clean:: clean::
......
...@@ -7,22 +7,22 @@ $(SourceDepend): X86GenRegisterInfo.h.inc X86GenRegisterNames.inc \ ...@@ -7,22 +7,22 @@ $(SourceDepend): X86GenRegisterInfo.h.inc X86GenRegisterNames.inc \
X86GenRegisterInfo.inc X86GenInstrNames.inc \ X86GenRegisterInfo.inc X86GenInstrNames.inc \
X86GenInstrInfo.inc X86GenInstrSelector.inc X86GenInstrInfo.inc X86GenInstrSelector.inc
X86GenRegisterNames.inc: X86.td X86RegisterInfo.td ../Target.td $(TBLGEN) X86GenRegisterNames.inc:: X86.td X86RegisterInfo.td ../Target.td $(TBLGEN)
$(TBLGEN) $< -gen-register-enums -o $@ $(TBLGEN) $< -gen-register-enums -o $@
X86GenRegisterInfo.h.inc: X86.td X86RegisterInfo.td ../Target.td $(TBLGEN) X86GenRegisterInfo.h.inc:: X86.td X86RegisterInfo.td ../Target.td $(TBLGEN)
$(TBLGEN) $< -gen-register-desc-header -o $@ $(TBLGEN) $< -gen-register-desc-header -o $@
X86GenRegisterInfo.inc: X86.td X86RegisterInfo.td ../Target.td $(TBLGEN) X86GenRegisterInfo.inc:: X86.td X86RegisterInfo.td ../Target.td $(TBLGEN)
$(TBLGEN) $< -gen-register-desc -o $@ $(TBLGEN) $< -gen-register-desc -o $@
X86GenInstrNames.inc: X86.td X86InstrInfo.td ../Target.td $(TBLGEN) X86GenInstrNames.inc:: X86.td X86InstrInfo.td ../Target.td $(TBLGEN)
$(TBLGEN) $< -gen-instr-enums -o $@ $(TBLGEN) $< -gen-instr-enums -o $@
X86GenInstrInfo.inc: X86.td X86InstrInfo.td ../Target.td $(TBLGEN) X86GenInstrInfo.inc:: X86.td X86InstrInfo.td ../Target.td $(TBLGEN)
$(TBLGEN) $< -gen-instr-desc -o $@ $(TBLGEN) $< -gen-instr-desc -o $@
X86GenInstrSelector.inc: X86.td X86InstrInfo.td ../Target.td $(TBLGEN) X86GenInstrSelector.inc:: X86.td X86InstrInfo.td ../Target.td $(TBLGEN)
$(TBLGEN) $< -gen-instr-selector -o $@ $(TBLGEN) $< -gen-instr-selector -o $@
clean:: clean::
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment