Skip to content
Commit 46bda61a authored by Devang Patel's avatar Devang Patel
Browse files

As per ARM docs, register Dx is described as DW_OP_regx(256+x) in DWARF. 

llvm-svn: 129922
parent 28f2719d
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment