Skip to content
Commit 49a6f16b authored by Dan Gohman's avatar Dan Gohman
Browse files

Add a new register class to describe operands that can't be SP, 

due to x86 encoding restrictions. This is currently off by default
because it may cause code quality regressions. This is for PR4572.

llvm-svn: 77565
parent 27f1a4fe
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment