Add a new register class to describe operands that can't be SP,
due to x86 encoding restrictions. This is currently off by default because it may cause code quality regressions. This is for PR4572. llvm-svn: 77565
Loading
Please register or sign in to comment