Skip to content
Commit 531dbfa5 authored by Johnny Chen's avatar Johnny Chen
Browse files

A8.6.14 ASR (register) 

Add EmulateASRReg() Encodings T1, T2, and A1 to the opcodes tables.

llvm-svn: 125614
parent 038124b6
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment