Skip to content
Commit 5607d2cb authored by Jim Grosbach's avatar Jim Grosbach
Browse files

Enable virtual register based frame index scavenging by default for ARM & T2. 

llvm-svn: 85335
parent fd2730ee
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment