Skip to content
Commit 56cc5c92 authored by Tim Northover's avatar Tim Northover
Browse files

ARM: add constraint that RdLo != Rn != RdHi for v5 MLA insts. 

llvm-svn: 199212
parent c4c34b4f
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment