Skip to content
Commit 59002dc9 authored by Jim Grosbach's avatar Jim Grosbach
Browse files

For ARM load/store instructions, encode [reg+reg] with no shifter immediate as 

a left shift by zero.

llvm-svn: 118587
parent 9b973490
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment