Skip to content
Commit 62acecd7 authored by Anton Korobeynikov's avatar Anton Korobeynikov
Browse files

Model operand restrictions of mul-like instructions on ARMv5 via

earlyclobber stuff. This should fix PRs 2313 and 8157.

Unfortunately, no testcase, since it'd be dependent on register
assignments.

llvm-svn: 122663
parent a3514441
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment