Skip to content
Commit 63cc9467 authored by Hongbin Zheng's avatar Hongbin Zheng
Browse files

Ensure a correct order between memory accesses. 

Ensure that the scalar write access corresponds to the result of a load
instruction appears after the generic read access corresponds to the load
instruction.

llvm-svn: 186419
parent 5a772dcd
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment