Allow targets which produce setcc results in non-MVT::i1 registers to describe

what the contents of the top bits of these registers are, in the common cases
of targets that sign and zero extend the results.

llvm-svn: 21145