Skip to content
Commit 715973fc authored by Owen Anderson's avatar Owen Anderson
Browse files

Fix a bug in tblgen that caused incorrect encodings on instructions that... 

Fix a bug in tblgen that caused incorrect encodings on instructions that specified operands with "bit" instead of "bits<1>".
Unfortunately, my only testcase for this is fragile, and the ARM AsmParser can't round trip the instruction in question.
<rdar://problem/9345702>

llvm-svn: 130410
parent b6359643
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment