AMDGPU: Handle partial shift reduction for variable shifts
If the variable shift amount has known bits, we can still reduce the shift. llvm-svn: 331917
Loading
Please sign in to comment
If the variable shift amount has known bits, we can still reduce the shift. llvm-svn: 331917